Logical circuit gate sizing using PSO guided by Logical Effort - an examination of the 12-stage ripple carry adder circuit Conference Paper uri icon

publication date

  • 2011

number of pages

  • 5

start page

  • 61

end page

  • 66