Logical circuit gate sizing using MPSO guided by Logical Effort - An examination of the 8-stage full adder circuit Conference Paper uri icon

publication date

  • 2011

number of pages

  • 5

start page

  • 404

end page

  • 409